to the first few nanometers from the dielectric interface [7, 8] . Engineering the surface chemistry of the dielectric is a key parameter to tune the electrical performance of organic semiconductor based OFETs. It has been shown that the passivation by self-assembled monolayers (SAMs) of alkyl-silanes on the inorganic oxide dielectric (specifically on SiO 2 ) can increase the surface conductivity for π-conjugated organic semiconducting materials. So, controlling the chemical species of the insulator surface and/or tailoring the surface energy are the most popular methods for altering the characteristics of a semiconductor/insulator interface to improve the V th , carrier mobility and ON/OFF ratio of the device. Note that the magnitude of the effect depends upon the chemical structure of alkyl tail of SAMs [9, 10] . In addition, it is generally believed that the density and order of the SAM strongly affect the semiconductor nucleation mechanism and grain size. The nucleation has been identified as the most important stage of film growth for controlling the bulk film morphology and is highly dependent on the chemical and topological composition of the substrate [11] [12] [13] . The growth studies of organic thin film experimentally and theoretically have proven that the grain size and density of grain boundaries directly affect the field-effect mobility.
In addition, the long-term environmental stability of OFETs is a critical issue that must be addressed before its commercialization. For example, the display devices need a very long operating time. The gate-bias stress instability leads to a decrease in current and shift of the V th (and correspondigly drain-source current changes), under a constant applied bias. As a consequence of the instability, the brightness of OLED, OLFET and liquid crystal display (LCD) driven by an OFET will vary inhomogeneously with time, because the ON-current varies with stress time in the presence of a prolonged gate bias. Furthermore, the device might not turn ON/ OFF appropriately when the V th shift exceeds the operating voltage of the devices [14] . To overcome such problems, effective approaches are necessary.
Vacuum deposition of organic semiconductors attempts to lower the fabrication complexity related to the in situ chemical purification of materials by sublimation, low unintensional doping, lack of solvent use, and precise control of deposition conditions in terms of film quality (smoothness) and thickness. These devices are quite reproducible as compared to the solution processed OFET devices. In this regard, metal phthalocyanine derivatives and vacuum processed organic semiconductors have been researched for many years to understand the growth modes as a function of substrate composition and their resultant performance in field-effect transistors. The devices made with metal phthalocyanine molecules are usually stable, both thermally and chemically, and they are widely used for solar cells, optical limiters, and photoconductors [15] . It is worth pointing out that some of the original high mobility organic semiconductors that are cited throughout as constant references, such as pentacene and Poly(3-hexylthiophene) (P3HT), suffer from chemical instabilities when exposed to ambient conditions during gate bias stress [16] [17] [18] .
Under vacuum conditions, the performance of VOPc based OFET has been reported to be good using very thin (~3 nm) ordered para-hexaphenyl (p-6P) layer as a substrate modification and SiN x as the gate dielectric layers [19] [20] [21] . However, this requires extra steps to fabricate the device and leads to cost escalation. It may be noted that p-6P is a very costly material (~400$ for 250 mg, Alfa Aesar) and is patented by Garnier et al, which hinders low cost fabrication of optoelectronic devices. Furthermore, in these devices the time constant is extracted from the shift of V th in transfer cuves (as a function of bias stress time) after giving relaxation to the devices during each scan. It has several drawbacks, as it is a slow process (at the very initial time, the information is not available) and the extracted V th is complicated, due to fact that most of the OFETs do not show a linear regime (at extra plotted transfer curves (I DS ) 1/2 versus V GS ) even though transfer curves shift clearly [22] . Here, we have used a more efficient approach to extract the time constant. Instead of measuring a full transfer curve, the drain current (I DS ) is measured as function of the prolonged bias stress time at a constant applied gate-source voltage (V GS ) and a source-drain voltage (V DS ).
In this work, we have studied the performance of VOPc based OFETs under ambient conditions with a hexamethyledisilazane (HMDS) treated SiO 2 layer and a bare/non-treated SiO 2 layer. To the best of our knowledge, there is no report on HMDS treated VOPc based high performance OFETS under ambient conditions, which is important for the low-cost fabrication of practical devices. We also present the influence of the chemical species on the insulator surface on the shift in V th that is induced by the gate bias stress in top contact transistors with VOPc as an active layer. We attempt to trace the microscopic origin of the superior performance of the HMDS treated device, as compared to that of the non-treated substrate. It is shown that a strong bias stress instability found for non-treated SiO 2 layer is likely to be caused by the intergrain voids present in the active channel, besides the contribution from silanol group (Si-OH) at the dielectric interface as reported by most of the literature. In the case of the HMDS treated surface, the devices exhibited very low bias stress and low V th shift. The bias stress stability data obey the stretched exponential decay with a characteristic time constant (τ) more than 20 times higher than that of the untreated SiO 2 case.
Experimental details

Substrate preparation and molecule stability
A highly p-doped silicon wafer covered with a 200 nm SiO 2 layer served as a common gate dielectric. Prior to the device fabrication, the substrates were cleaned thoroughly in deionized water, acetone and finally in 2-propanol, 15 min each by ultrasonication and subsequently dried using a N 2 gas blower. Next, the surface of the SiO 2 was exposed to a HMDS SAMs (short-chain length, high purity, and stable against moisture) (Alfa Aesar, 97%) vapor, which was heated at 120 °C for 1 h in order to reduce the surface energy and it served as a buffer layer (about 2 nm).
Thermogravimetric analysis (TGA) (NETZSCH) was carried out in Ar gas up to 1000 °C at a heating rate of 10 °C min −1 and it shows that the vanadium (IV) oxide phthalocyanine (C 32 H 16 N 8 OV) (acronym:VOPc) molecules (Alfa Aesar, 97%) are stable up to a temperature of ~450 °C (figure 1). Vapour deposition of organic molecule gives rise to better crystalline quality and a smoother surface as compared to the spin coating or solution immersion process.
Device fabrication and characterization
The VOPc organic molecules were sublimed at ~350 °C to deposit thin-films of thickness ~60 nm on various substrates using an effusion cell based thermal evaporator (BESTEC, Germany) at a chamber preassure of ~10 −7 mbar with a growth rate of ~0.4 Å s −1 . The thickness of the film was measured using a digital thickness monitor. In this case, as the sublimation temperature of VOPc molecules is ~350 °C, based on the TGA result, we believe that the molecules are not fragmented during the deposition on various substrates. This is further confirmed from the UV-vis absorption spectrum of the VOPc film (see inset of figure 1), which shows features similar to other phthalocyanine molecules. The substrate temperature was kept constant at 120 °C (lower than the fragmentation temperature of HMDS) to improve the device performance. Finally, to complete the device structure, a high work function (~5.1 eV) Au metal of ~60 nm thickness, which acts as source/drain electrodes with an Ohmic contact, was deposited through a stainless steel shadow mask, on the top of the VOPc film (HOMO level ~ 5.5 eV) by thermal evaporation at a vacuum level of 2 × 10 −6 mbar. Contact electrodes were defined in a topcontact device configuration (see figure 2(a)) with a channel width (W) and length (L) of 2050 µm and 45 µm, respectively. Figures 2(b) and (c) shows the cross-sectional fieldemission microscopy (FESEM) image of HMDS treated and non-treated VOPc layer on the SiO 2 substrate. The surface morphology of the deposited VOPc thin film was examined by atomic force microscopy (AFM) in the tapping mode with an Agilent-5500 AFM in ambient conditions. An x-ray diffraction (XRD) (Rigaku) pattern was measured with a Cu-K α source (λ = 1.540 56 Å). Before applying bias stress to the devices, at first all of the transfer and output curves were measured by a source-measure unit (Keithley, 2602A) in air ambient. After the reference measurement, the OFETs were stressed in the enhancement mode at constant V DS and V GS voltages under ambient conditions. V th and charge carrier mobility (µ) were extracted from the transfer characteristic in the saturation region of the I DS on the basis of the relation,
where V GS is the gate-source voltage, L is the channel length, W is the channel width, and C i is the dielectric capacitance per unit area.
Results and discussion
Morphology and structural characterization of VOPc thin films: non-treated and HMDS-treated substrates
In order to study the surface morphology, the VOPc-films were characterized by AFM in the tapping mode to avoid any damage to the soft film. Figure 3 shows the AFM images for two 60 nm thick films of VOPc grown at 120 °C. The images were recorded over an area of 2 µm × 2 µm for both HMDS-treated and non-treated cases, respectively, as shown in figures 3(a) and (b) and the corresponding magnified views are shown in figures 3(c) and (d).
To calculate different statistical parameters of the grains in the film, such as grain volume, grain area and rms roughness, we also have acquired AFM images over 5 µm × 5 µm area. The morphology for the VOPc film deposited on bare SiO 2 and HMDS treated SiO 2 is quite similar with a uniform granular structure. Almost void-free morphology can clearly be observed in the films on the HMDS-passivated SiO 2 substrate, as shown in figure 3(a) . In contrast, it is evident that more voids in between the grains are present on the VOPc film shown in figure 3(b) with a circularly marked boundary for the non-treated SiO 2 substrate (arrows indicate voids location). Using Gwyddion software (watershed programme), the calculated grain sizes are ~17.9 nm and ~18.3 nm for the thin films on HMDS-treated SiO 2 and bare SiO 2 substrates, respectively. Note that the rms roughness (R q ) of the film is 7.49 nm in the HMDS treated case, which is slightly lower than the bare SiO 2 case (7.64 nm), due to lower surface energy. We calculated the rms roughness of the thin films to correlate it with the quality of films grown on different substrates. In general, a lower rms roughness implies a lower surface energy and better crystallinity of the films.
In order to investigate the crystalline quality of the VOPc films, we carried out XRD studies. The XRD pattern of the VOPc thin film with a thickness of 60 nm grown on HMDS-treated and non-treated case is shown in figure 4 . The VOPc layer shows a distinct XRD peak at 2θ ≈ 7.5° corresponding to the crystalline (0 1 0) planes of VOPc with with Ar gas). The inset shows the UV-vis absorption spectrum of 60 nm thick VOPc thin film grown at a substrate temperature 120 °C.
inter planar spacing ≈11.77 Å (phaseII, triclinic, spacegroup P1, a = 12.027 Å, b = 12.571 Å, c = 8.690 Å, α = 96.04°, β = 94.80°, and γ = 68.20°) thin films [23, 24] . We noticed that the intensity of the first order diffraction peak is significantly higher (by about 2.5 times) for the film on the HMDS treated substrate as compared to that on the bare SiO 2 substrate. However, no measurable shift in peak position is observed, indicating no change in the inter planar spacing in the two cases. It is worth noting that the XRD pattern provides information on the intermolecular ordering perpendicular to the substrate. Our result reveals that the ordering of VOPc molecules is highly improved with HMDS treatment and it can be hypothesized that the VOPc-molecules are arranged vertically on the HMDS treated substrate with lower suface energy than the case of bare SiO 2 . The presence of distinct peaks in the XRD pattern of the VOPc film implies the formation of ordered crystalline film and intermolecular π-π stacking direction (herring-bone pattern) parallel to the substrate. This feature implies that the crystalline quality of the thin film is appropriate to expect the efficient transport of charge carriers in the OFET geometry.
Electrical characterization of OFETs with HMDS treated and non-treated substrates
A schematic of the device structure of the bottom gate top contact OFET based on VOPc along with the chemical structure of VOPc and HMDS is shown in figure 2(a) . Here, the VOPc layer acts as a p-channel and the hydrophobic HMDS thin buffer layer (~2 nm) serves as a surface modification agent for the SiO 2 dielectric. A series of bottom gate top contact devices were fabricated by using SiO 2 and HMDS-modified increase in the ON/OFF current ratio for the HMDS treated OFETs as compared to the devices with untreated devices.
Effect of surface modification on various OFET device parameters
It is also apparent that the devices based on the HMDS treated substrate exhibited much improved field-effect characteristics ( figure 5(b) ) than those devices on bare SiO 2 substrates ( figure  5(d) . Thus, the mobility of the devices on HMDS-modified SiO 2 substrates is nearly two orders of magnitude higher than that of the devices on non-treated SiO 2 . Note that the extracted mobility of the VOPc layer is relatively low as compared to some of the reported values (see e.g. µ h , avr = 1.0
, V GS , V DS = 100 V on the OTS modified substrate, 0.02
, V GS , V DS = 50 V on the para-sexiphenyl (p-6P) monolayer) due to measurement at a relatively lower effective gate voltage and low crystallinity in VOPc thin films [19, 21, 25] . In the case of the bare SiO 2 layer, the surface contains a large number of polar silanol (Si-OH) groups, due to the air humidity and water (depending upon processing history), that act as a trap centre and result in the SiO 2 substrate being hydrophilic in nature. In contrast, the HMDS monolayer chemically bonds with the Si atom to the oxygen of oxidized surfaces, by the releasing of ammonia (NH 3 ). Here, Si(CH 3 ) 3 groups are responsible for the hydrophobic surface. The methyl groups of the HMDS fragment forms a hydrophobic surface and thus improves the resist wetting and adhesion. This whole process, how the hydrophilic surface turns into a hydrophobic surface, is schematically shown in figure 6.
It should also be noted that the alkali ions in the SiO 2 layer also influence the device performance, particularly in hysteresis and V th shift [26] . Previous reports suggest that the OFFcurrent can be significantly suppressed, due to reduced trap states and improved device performance [27] .
It is commonly acknowledged that the structure (crystal phase composition, molecular ordering, and molecular orientation) and morphology (grain, boundary, and interconnection) of a semiconductor film play important roles on the carrier mobility in an organic thin film transistor. Therefore, characterization of the structure and morphology of VOPc film prior to device fabrication is necessary to understand the mechanism behind the improvement in performance after HMDS treatment. One of the possible explanations that emerges from the AFM analysis of figure 3 is that several inhomogeneous voids or charge trapping centers (indicated by the circular boundaries with arrows) are created on the film on the bare SiO 2 substrate, which is consistent with other reports [28] , despite the fact that the surface grain features are almost identical in both cases. The flow of charges through the VOPc film is schematically shown in figure 7 for HMDS and non-treated treated substrates, respectively. Based on the report by Kalb et al [29] , the structural defects associated with grain boundaries are the primary cause of 'fast' hole traps in OFETs made with vacuum-evaporated pentacene. The major improvement in the device characteristics with the HMDS treatment may be attributed to the following factors. Firstly, a high density of HMDS may be covalently attached with the inorganic dielectric and cross-linking with the organic semiconductor. It optimizes the surface energy of SiO 2 , which increases the adhesion of the organic semiconductor on the substrate and improves the π-π stacking structures in the herringbone of the VOPc film. Thus, the mobility is also improved as π-π stacking structures control the strong intermolecular interaction that enhances the stacking. From the AFM images of VOPc films shown in figure 3 , a large number of closed grains and smooth surfaces can be observed. One explanation for the apparent disparity between grain size and mobility is due to the creation of voids in between the disconnected grains in 2D growth on a high energy surface, reducing the effective channel width of the transistor, and the voids are efficiently filled when 3D growth is favoured on a low energy surface [12, 13, 30] . So, the improved OFET device performance in the HMDS treated case is most likely due to the interconnectivity of VOPc grains at the semiconductor dielectric interface. The correlation between morphology (grain size/degree of crystallinity) and mobility is a key point that has been studied extensively, though unfortunately the exact relationship between the two remains unclear. Secondly, HMDS behaves as a silent coupling reactant, and the chemical reaction changes OH-terminated SiO 2 to a (CH 3 ) 3 -Si surface [27] . Thus, the introduction of HMDS reduces the water molecules and OH-groups, and at the same time the HMDS hydrophobic surface also makes it less dipolar, which improves the electrical properties. In essence, it provides an excellent interface with low traps and passivates the dangling bonds, which improves the charge transportation. The adhesion promoter HMDS makes the SiO 2 substrate hyrophilic to hydrophobic by the following reaction.
However, negative results are also reported for the passivation by using the other SAMs [31] . Thus, optimization of the growth and processing parameters may be the key to the improved device performance. However, the ongoing debate regarding the improved performance of devices with the insertation of the SAM layer may continue to exist.
Bias stress stability in OFETs and threshold voltage shift
After the standard DC characterization, the electrical response of VOPc based devices, both for bare and HMDS treated cases, has been investigated with respect to the bias stress effect. The bias stress phenomenon is analyzed by monitoring the time decay of I DS upon static voltage polarization (fixed V DS and V GS ). The bias stress effect has been investigated by recording the I DS as a function of stress time under an applied gate bias V GS of −40 V. The drain-source voltage (V DS ) has been fixed at −40 V for VOPc. Due to a prolonged bias stress in OFET, charge carriers trapped at the surface and/or interface result in the decay of drain current. The rate equation for the change of the free carrier density (N fr ) in OFETs accumulation channel can be given by d dt N fr = −AD(t)N fr , where t is time, A is the proportionality constant related to the capture cross-section for mobile charge carriers,
β (where ω is the attempt-to-escape frequency, β = T/T 0 is the stretching parameter related to the barrier energy (height) for charge trapping (0 < β ⩽ 1)), a time dependent diffusion coefficient and this power law can apply universally, virtually for all the disorder systems which exhibit a dispersive transport [32] [33] [34] (see supporting information (stacks.iop.org/JPhysD/51/015110/mmedia) for a detailed derivation). Now for the threshold voltage shift (∆V th (t)), one can customarily write that an OFET at stress time t is basically related to the trapped charges and can be given by ∆V th (t) =
eNtr(t)
Ci , where e is the charge, C i is the capacitance of the gate dielectric, and N tr (t) = N fr (0) − N fr (t). Consequently, the shift inV th (after applying the boundary condition) ∆V th (t) is proportional to 1 − exp − t τ β , i.e.
, where τ is the relaxation time (see supporting information). Therefore, the decay of I DS (t) can be expressed after approx imation as a stretched exponential function [35] , 
where I DS (0) is the initial maximum I DS measured at the beginning of stressing. The experimental curves have been fitted with this stretched exponential decay function. Although the stretched exponential model was originally developed to describe the bias stress effect in amorphous silicon transistors considering the time-dependent evolution of trap states due to hydrogen migration [36] , we employ the formalism here to describe a dispersive trapping process (which is widely used in virtually all the disordered systems) in p-channel OFETs. Interestingly, a stretched exponential function (equation (2)) provides a perfect fit to the data in both HMDS treated and non-treated systems. Figures 8(a) and (b) show the data points (symbols) as well as fitted lines using equation (2) . Fitting parameters τ and β are indicated in the figure in each case. The values of τ at room temperature extracted from the fitting are ~10 4 s and ~480 s in HMDS treated and non-treated devices, respectively. The corresponding exponent values are β = 0.67 and 0.73, respectively. The large τ value in the HMDS treated case implies a long-term stability of the device, which is very much desirable for practical applications. It should be pointed out that our results for HMDS treated systems is quite comparable to that of earlier reported p-type semiconductors, where the τ value on a tetracene based single crystal OFET was τ = 3.1 × 10 4 s, one order less compared to TIPS-pentacene systems (τ ~ 1.8 × 10 5 s) reported by Lee et al [37] . This analysis reveals that VOPc-OFETs based on a bare SiO 2 substrate are much more sensitive to the bias stress than the HMDS treated devices. Indeed, for the HMDS-treated devices, the current decreases by only <15% after 900 s of constant bias (V GS ) application, while for the non-treated/bare devices the current reduction is as large as >70%. For the HMDS treated case, τ is about 20 times higher than the untreated device. Considering the improvement under ambient conditions, this is a significant achievement from the practical application point of view.
Note that the mechanism behind the trapping and poor performance of OFET devices is under debate. Sharma et al [38] proposed a proton migration mechanism involving water, while Lee et al [37] assumed direct drift/diffusion of holes into the dielectric. Long term charge trapping in devices with SiO 2 is known to be due to trapping in the SiO 2 layer reported by Mathijssen et al [39, 40] . There are various other possible sources of charge trapping inside OFET devices, like ionic conduction, degradation of contacts, charge trapping at the interface or in the bulk, diffusion of charges into the grain boundaries, etc [41] . One of the other possiblities that cannot be ignored is the Au top contact, which can create deep traps. In fact, some of the previous works have shown that carrier trapping in the long channel of the Au devices was indirectly caused by the deep trap states at the pentacene-dielectric interface in the contact region generated by Au penetration [42] . It is worth mentioning that we performed bias stress stability studies on SnCl 2 Pc based OFETs using Ag and Al as source/ drain contacts, which resulted (not shown) in characteristics time contants, τ ~ 10 5 s (Ag) and 10 3 s (Al), respectively. So, it is clear that the contact electrode strongly influences the bias stress stability of the device.
The squre-root of linear transfer characteristics at V DS = −40 V as a function of bias stress time (before and after 15 min bias stress) under ambient conditions are shown in figures 9(a) and (b) for the HMDS treated and bare case, respectively. The relative V th shifts (|ΔV th |) for HMDS-treated devices is much smaller (ΔV th = 2 V) than the devices with the bare SiO 2 layer (ΔV th > 5 V). If we assume that ΔV th originated from trapped charges at the active layer-insulator interface, the density of interface-traps (N t ≈ C i |ΔV th |/q, C i is the capacitance per unit area of dielectric insulator and q is the elementary charge) [43] is calculated as 2.12 × 10 11 cm −2 in HMDS treated-devices, which is much less than the bare case (5.31 × 10 11 cm
−2
). With stress time, the transfer curves shift in the direction of the applied gate bias to more negative voltages, as shown in figure 9 . It clearly shows that the shift in V th is smaller in the HMDS treated devices than that of untreated devices. The shift in V th is indicative of the charge trapping instabilities in transistors. These results are very significant and it is believed that the water-related charge traps are reduced by passivation with HMDS on SiO 2 [34, 44] . The main effect of gate bias stress is a shift in the V th , a typical case for organic transistors, which can thus be avoided by simple HMDS treatment.
Conclusions
HMDS passivation of a SiO 2 dielectric layer shows high performances and better air stability of VOPc OFETs than the devices with a non-treated SiO 2 layer. The devices with top contact Au electrodes exhibit excellent p-channel behavior with high hole mobility for HMDS-treated devices. A bias stress stability study under ambient conditions shows stretched exponential decay behavior during long term operation under constant bias voltage with the resulting decay of the drain current by only ~15% for the HMDS-treated case, while it shows a very sharp fall by ~70% for the devices with a bare SiO 2 layer. The corresponding characteristic time constant (τ) is calculated as 10 4 s for the HMDS-treated case, while it is very low (~480 s) for the bare/non-treated substrate case. The high bias stress stability of the HMDS treated VOPc based OFET was primarily attributed to the absence of voids and the effecient transport of charge carriers at the dielectric/semiconductor interface, due to closely packed molecular grains of VOPc on the HMDS monolayer. Thus, HMDS treated devices with long term stability are very promising for practical applications. For low performance devices based on bare SiO 2 , it is believed that the charge trapping occurs primarily at the voids in the inter grain regions of the active semiconductor film, while it is almost negligible for the HMDS-treated SiO 2 case. 
